To Network


41-k 40 Clock Slot Port N Output Output Port] 51-1 to 51-k 65, 007 CTR - 002 **GPS Time Receiver** Clock 64 Fabric 65 F Slot Fabric Controller Switch scheduler 50 Switching Multiple Fabrics Schedule 65 Clock 53-1 Slot 37-11 to 37-1k 20 Antenna Messages GPS Schedule & Reject 62,63 Input Input Port N Input //30 Port 1 Message Request Input 0/41-K °,41-k 9 001 Ö Z Vetwork WDM

oosassa. osaan

Ų

TONY

FIG. 2



OVED C 12. FIG.





FIG. 4

Time in:




31 A Time-frame Multiple	Data 4B/5B encoding scheme	Input 10-bit	Binary Data Encoded Control	Codeword	11111	01101	1 01101 11001 0 11111 00100	01101	0 11001 00111 1 11001 11001	00100	00100	0 00100 00000	00111	00000	00000	1 00000 00000
(A) 41-1 41-k WDM Serial Communication		Control Input	HEX Bin		1 0001	2 0010	3 0011	5 0101	6 0110	8 1000	9 1001	A 1010			E 1110	F 1111
Serial Transmitters AM7968 AMD TAXI CHIP SET	g scheme	5-bit	Encoded Data	Codeword	11110	01001	10101	01010	01011	01111	10010	10110	10111	11010	11100	11101
47A 47B Serial A 47C AN	4B/5B encoding s	4-bit	Binary Data		0000	0001	0010	0100	0101 0110	0111	1000	1010	1011	1100	1101	1111
FIG. 5 Time-frame Delimiter (TFD) Position Delimiter (PD) Transmit	Data $\frac{\text{Data}}{48/5}$	HEX	DATA		0	-	7 1 m	4	v 0 v 0	7	.90	o ∢	.	ر ر	Q	도 1


OSTUBBL. OZEGO

The TOA represent the instant value Time of Arrival (ToA) Attached by the routing controller of the common time reference 002 Port #, Link Type when the packet is arrived to the input port 35T Scheduling header P1/P2=00 -CBR - constant bit rate; scheduled data packet P1/P2=01 -VBR - variable bit rate; scheduled data packet 35C stamp | M1 | P1/P2 | L1/L2 | PID P1/P2=10 -"Best Effort"; non-scheduled data packet M1=1 - multicast packet (multiple destinations) M1=0 - point-to-point packet (one destination) 35L Header (2) the sub-network boundary P1/P2=11 - Rescheduled data packet (1) the source, and/or 35M 35P 35TS is given at: (B) P1/P2, M1, L1/L2 values 35TS Payload


L1/L2=01 - middle data packet location in the flow - same as previous schedule L1/L2=10 - last data packet location in the flow - same as previous schedule L1/L2=11 - decode packet address and schedule it regardless of its location

L1/L2=00 - first data packet location in the flow - compute a schedule





GUBOLAS







FIG. 11



Every buffer B-i has a table, TB-i with an entry for every data packet each entry has the following parameters:

(for B-1, ..., B-k' there is a one-to-one mapping to CTR 002) ullet B; - the global time for switching out of this buffer

• I# - the input port # and O# - the output port #

• POS - the position of the data packet # in the buffer: 1, 2, 3 ...

ullet P1/P2 - the priority or type of the data packet

S - the # of data units in the data packet

< B_i , I#, O#, POS=1, P1/P2, S >

< B_i , I#, O#, POS=2, P1/P2, S >

Thus, multiple requests for multicast packet ... One request for every switched packet

Input request message - 61:

(list of schedule time slots - for each data unit) > Input schedule message - 62: $< B_i$, I#, O#, POS=1, P1/P2, S(s1, s2, ...)

< B_i, I#, O#, POS=2, P1/P2, S (s1, s2, ...)


62

(list of schedule time slots - for each data unit) >

Input reject message - 63: $< B_i$, I#, O#, POS=1, P1/P2, S>

< B_i , I#, O#, POS=2, P1/P2, S >





The following phases - typically, each phase takes one time frame (TF):

route (FIG. 8, computation steps 35-01 to 35-04), and schedule (FIG. 11, computation steps 36-03 to 36-07) Phase 1) TF(t) - receive data packet,


message 62 to the select buffer and congestion controller 36D. Input reject message 63 rescheduling controller 36A sends an input request message 61 controller 60 computes the schedule and returns input schedule (FIG. 12) to switch scheduling controller 60. The switch scheduling **Phase 2)** TF(t+I) - the packet scheduling and

for rescheduling of: Possibly more times VBR, MCST (multicast) and "Best Effort) after receiving

Phase 3) TF(t+2) - The select buffer and congestion controller 36D forwards the data units to the output port 40 via switching fabric 50 according to the input schedule message 62

Phase 4) TF(1+3) - The output port 40 forward the data packet received during TF(t+2) via the serial transmitter 49.

FIG. 15




Switching operation:

(use the fabric schedule message 64, which is the union of all input schedule messages 62)

Input port i will be connected to output port j

At time slot 65 t in which S(i,j,t)=I:

1 Out 2 Out 3 Out 4 Out 5



Fabric controller:

S(i,j,t) - switching matrix for every time slot 65 t (in each time frame, time cycle and super cycle) - see FIG. 27, the matrix defines which input i should be connected to output j.

- 1. At every time slot an input port can be connected to one or more output ports (multicast MCST)
 - 2. At every time slot an output port can be connected to at most one input port (this can be relaxed if needed)




FIG. 18




FIG. 19






FIG. 20



- 1. input schedule message 62 sent to the select buffer and congestion controller 36D
- 2. input reject message 63 sent to the packet scheduling and rescheduling controller 36A
- fabric 50 (each schedule message includes a schedule for each data unit) - 3. fabric schedule message 64 with request ID - sent to the switch

FIG. 21







FIG. 22



Compute schedule for each data unit in the:

KO_10

19

Input request message - 61: < B_i, I#, O#, POS=1, P1/P2, S >

< B_i , I#, O#, POS=2, P1/P2, S >packet Thus, multiple requests for multicast packet One request for every switched

Given:

For TF(t+1) there are two vectors size n (slots) for switching from input to output:

I[t,s] (l <= s <= n) for the input port, and O[t,s] (l <= s <= n) for the output port

Initialization:

At the beginning of the schedule computation of each time frame: I[t,s] =

(u => s => l) 0 = [s,t] 0

Compute:

For slot s=1 to n find the first slot that is available


in both I[t,s] = 0 and O[t,s] = 0, then DO:

-I[t,s] = O[t,s] := 1

-s is the slot number in which the data unit should be transferred

from input, I#, to output, O#, through the fabric 50

FIG. 24



FAST switching - Fabric controller - switching matrices -

M(i,j,t) - for every time slot:

t - is defined by the triplet:

- s - number of slot positions in time frame - f - number of frame positions in time cycle

- c - number of cycle positions in super cycle

[Note: total number of switching matrices - M(i,j,t) - s *f*c]

Matrix M(i,j,t), such that, $1 \le t \le s *f*c$:

. 4 output ports - j

			7500	4300
output-4				
output-3 output-4	,			
output-2		value, type		
output-1				
	input-1	input-2	input-3	input-4

value=0 - disconnect input port from output port value=I - connect input port to output port type=0 - temporary value in this switching matrix type=I - permanent value in this switching matrix




FIG. 27 Mapping: (p-in, w-in, t-in, c-in) TO (p-out, w-out, t-switch, c-switch t-out, c-out)	2720 p -out - output port #	t-switch - time frame # switch (within a time cycle)	c-switch - time cycle # switch (within a super cycle)	t-out - time frame # out (within a time cycle)	c-out - time cycle # out (within a super cycle)
FIG. 27 <u>Mapping:</u> (p-in, w-in, t-in, c-in) TO	2710 2720		w-m - input wavelength (color)	time cycle)	c-in - time cycle # in (within a super cycle)

	Tim
2700	
ı: <i>p-in</i>	Time
itching for a given: p-in	C-in Time
Time frame switc	

00/7	Time Time Cycle /			(p-out, w-out,	t-switch, c-switch	t-out,c-out)				
	-in	t-in C	TF-R1	"Color"	K TE-R3	w-in	(See Fig. 20) 11 -174	"Color"	7 IF-02	




FIG. 29






FIG. 30	Optical		ning & 1	switching & forwarding of time frames	of time fi	rames
3010, Map	Mapping: (p-in,w-	in, t-in,c-	(p-in, w-in, t-in, c-in) TO (p-out, w-out, t-out, c-out)	t,w-out,t-ou	t, c-out) , 3020
p-in - input port #	#	(00lor)		p-out - output port # w -out - output wavelength (color)	port # wavelength (c	, olor)
w-m - input wavelengui (coloi) t-in - time frame # in (within a time cycle) c-in - time cycle # in (within a super cycle)	elengur : # in (w : # in (w	vithin a tii vithin a su	me cycle) iper cycle)	t-out - time fra c -out - time cy	me # out (with cle # out (with	t-out - time frame # out (within a time cycle) c-out - time cycle # out (within a super cycle)
Rasic principle:	1	ery time	In every time frame within	in		
	a tim an in	e cycle al put wave	e cycle and within a super put wavelength is switched	e cycle and within a super cycle, put wavelength is switched		3030
	to a s	elected d	dus banfie	to a selected defined subset of out-going optical channels	optical chan	nels
				Super cycle with 4 time cycles	th 4 time cycl	S
Table			c-in- I	c-in-2	c-in-3	c-in-4
for a given:		t-in-1				
w-in and p -in					p-out,w-out	
	_	t-in-2			t-out,c-out	
	o əm mit	t-in-3				
		t-in-4				
		1-111-1	1			
		2000	20			










FIG. 34





FIG. 35



Alignment Subsystem for Channel j at Input Port with a Plurality of Time Frame Oueues


TF Alignment of UTR(i) to UTC - with three input queues - principle of operation: The same queue is not used simultaneously for:


, 3600

1. Receiving data packets from the serial link, and

2. Forwarding data packets to the switch

UTR()) Into queue 3 Into queue 2 TF Into queue 1 Into queue 3 Into queue 2 Channel (1) Optical Receive Time [from Input





OUTPUT PORT k (1 <= k <= 16)Parallel-to-Serial (SONET/SDH) Transmission Conversion & 16-to-1 Optical MUX 3810

3800

16 WDM Channels

(k,16)

FIG. 38

FIG. 39







FIG. 40












FIG KISKIPOLACSI






FIG. 47





PP. DVED IC G. FIG.

